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An efficient memristor MIN function based activation circuit is presented for memristive neuro-
morphic systems, using only two memristors and a comparator. The ReLU activation function is
approximated using this circuit. The ReLU activation function helps to significantly reduce the time
and computational cost of training in neuromorphic systems due to its simplicity and effectiveness
in deep neural networks. A multilayer neural network is simulated using this activation circuit in
addition to traditional memristor crossbar arrays. The results illustrate that the proposed circuit is
able to perform training effectively with significant savings in time and area in memristor crossbar
based neural networks.
Keywords: Neural Network, MIN-MAX Function, Memristor Crossbar Array, ReLU.
1. INTRODUCTION
Memristors1 are becoming an active and timely topic i
neuromorphic systems due to their diverse and effective
properties, such as non-volatility, low power consumption
as well as nanoscale size.2,3 Designing a neural network
with a higher synaptic density is a major obstacle faced
by the existing technology. This can be elegantly solved
with neural networks designed with memristors due to
their unique physical layout.4 Hence, the research suggests
that the physical memristors are capable of generating high
density and low power hardware neural systems, which
will perform fast and effective dot product operations in
parallel.
A number of memristor fabrication materials and
devices have been introduced subsequently. A new vision
and research activities in the applications of memory5 and
neuromorphic domain6 have been raised due to the foun-
dation of this mathematical device. The resistance of a
memristor device can be altered by applying voltage pulses
same as the spikes that are applied to change the weight
of a biological synapse. Thus, this nanoscale device has
the potential to behave as a biological synapse.7,8
Memristive crossbar circuits are used to develop neu-
romorphic systems in Refs. [9, 10] which illustrates the
ability of a memristor crossbar structure in the imple-
mentation of high density networks. The research work
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in Refs. [11, 12] experimentally demonstrates the fully
operational artificial neural network and effective imple-
mentation of the locally competitive algorithm (LCA) for
feature extraction based on integrated memristor cross-
bar arrays. Moreover, its low power consumption and
nanoscale characteristics make it suitable for storage and
memory organization in the field of image processing.13
It also shows the potential to use in analog circuit14 and
logic design15 applications.
In a neural network, an activation function introduces
non-linearity into the network which helps the network
with learning and performing complex functions. Thus,
an activation function is an essential part of an artificial
neural network. The widely used activation functions are
sigmoid, tanh and rectified linear unit (ReLU).2,3,16–18 The
ReLU activation function, introduced very recently,19 is
becoming more popular in deep neural networks due to
its simplicity. It also provides sparsity and aids to elimi-
nate the gradient problem that is hard to handle with sig-
moid and tangent functions. Moreover, it has been shown
that deep networks can be trained efficiently using ReLU
even without pre-training.16 Most of the activation func-
tions used in memristive neural networks in literature are
approximated as sigmoid, tanh and piecewise linear func-
tion.3,17,18 The majority of these functions are implemented
using only operational amplifiers, which incur significant
hardware overhead. In contrast, considering the merits and
demerits of the existing approaches, this paper presents
a novel implementation of the ReLU activation function
based on memristor MIN functionality. To the best of our
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knowledge, this is the first circuit which approximates an
activation function using memristors. We show with exper-
imental results that the proposed circuit is both significant
area efficient as well as aids very fast learning.
The rest of the paper is organized as follows: The basic
memristor crossbar structure and MIN functionality are
reviewed in Section 2. It also gives the overview about
memristor device and neural network. Section 3 describes
the proposed memristive activation circuit and the experi-
mental details of the network simulation. It also explains
the method of reading and writing a memristor in the
memristor crossbar. Section 4 illustrates memristor cross-
bar architectures used for implementing different multi-
layer neural networks and experimental setup. Section 5
evaluates the results. Finally, the paper is concluded in
Section 6.
2. BACKGROUND
2.1. Memristive Device
Memristor is a two-terminal non-volatile passive element
with varying resistance and pinched hysteresis loop is the
recognising feature of a memristor. This fourth basic pas-
sive element was first theorized by Professor Leon Chua
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Fig. 1. (a) TiO2 memristor model structure (b) equivalent circuit.
Fig. 2. Basic structure of neural network.
in 19711 and it predicts the relationship between charge
and magnetic flux. The physical memristor device was
fabricated in 2008 by HP Labs4 based on TiO2 thin film
structure. It consists of two thin films sandwiched between
the pair of platinum electrodes as shown in Figure 1(a).
It contains two regions named as doped and undoped
region. Undoped region contains titanium dioxide TiO2
and doped region contains poor-oxygen titanium dioxide
TiO2−x. Undoped region contains more oxygen vacancies
than doped region and has high resistance whereas doped
region acts as semiconductor due to positive dopants and
has low resistance. Both doped and undoped regions are
modeled as resistors and it is equivalent to two resistors
in series as shown in Figure 1(b). Memristor switching is
based on the voltage and current pass through it. Its resis-
tance changes from high resistance state (HRS) Roff to low
resistance state (LRS) Ron and vice-versa based on the bias
of voltage applied to its terminals. Ohm’s law is used to
describe the relationship between current and voltage of a
memristor as shown in Eq. (1). In Figure 1(a), D repre-
sents the total length of the device (doped and undoped
region) and w represents the length of the doped region.
V t=Mxit (1)
Mx= Ronx+ Roff1−x (2)
2.2. Artificial Neural Networks and
Memristor Crossbar
The human brain is the inspiration of artificial neural net-
work. Neurons and synapses are two basic elements of
any neural network. In Artificial Neural Networks (ANNs),
hundreds of neurons are connected with synapses and
organized in single or multiple layers. Each synapse con-
tains the weight parameter. Each neuron constitutes the
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Memristor
Fig. 3. Memristor crossbar circuit.
weighted sum of inputs and passes the information to the
threshold function as represented by Eq. (3). The threshold
function provides non-linearity to the network. Figure 2
shows a basic structure of a neural network. Weight param-
eters can be adjusted according to learning rule during
training process. Numerous neural network structures have
been developed for pattern recognition, character recog-
nition, control signal and so on. Feed forward neural
networks, Convolutional neural networks, and recurrent
hopfield neural networks are some of the examples of
ANNs.
Yj = F
(∑
i
XiWi j +b
)
(3)
Xi and Wij represent input and weight for each neuron
and b is the bias in the network.
Memristor crossbars have the potential to gain high
density, which is desired in memristor-based memories
and neuromorphic systems. Memristor crossbar architec-
ture, comprises a horizontal and a vertical set of bars that
lies perpendicular to on each other. A memristor is posi-
tioned between each horizontal and vertical intersection as
shown in Figure 3. High density neural networks can be
built using memristor crossbar due to its incredible char-
acteristics of weight storage and vector-matrix multiplica-
tion.2,10,17 Each horizontal and vertical line in a crossbar
employs a memristor that is used as a synapse. The Rows
and the columns are represented as inputs and outputs
respectively. Memristor crossbar yields the multiplication
of the inputs and weights. The Voltage at each row is
x
y
V=MIN(x,y)
M1
M2
p
n
x
y
M2
M1
V=MAX(x,y)
(a) (b) (c)
Fig. 4. (a) Single memristor. (b) Memristor based MIN circuit. (c) Memristor based MAX circuit.
considered as input and the conductance of each memristor
is considered as weight. The dot product of each column
in memristor crossbar is given by:
Voutj =
∑
i ViniCi j∑
i Ci j
(4)
Vini and Cij denote voltage and conductance for each
input i in memristor crossbar structures.
Equation (4) depicts the output at each column. Two
columns are used to identify the output of a single neu-
ron at each column. The difference between two column
output is considered as the final output of each neuron
in memristor crossbars. Equation (4) is defined by a volt-
age divider between the memristor conductances (i.e., the
reciprocal of resistance) in crossbar structure.
2.3. MIN-MAX Function
Figure 4(a) represents a diagram of a single memris-
tor, where it is assumed that when the voltage difference
between the p terminal and the n terminal is higher than
the threshold voltage, the memristor switches to a low
resistance state (Ron); otherwise it switches to a high resis-
tance state (Roff ).
20 The MIN-MAX circuits are becoming
crucial building blocks in fuzzy systems and many artifi-
cial neural networks.21 However, the major obstacle of the
existing designs is the area complexity. Thus, the mem-
ristor based MIN-MAX circuits are appearing as highly
efficient circuit d signs due to their nanoscale size char-
acteristics.22 The MIN-MAX functions are defined by the
following equations:
MINVx Vy=
⎧⎨
⎩
Vx Vx ≤ Vy
Vy otherwise
(5)
MAXVx Vy=
⎧⎨
⎩
Vx Vx ≥ Vy
Vy otherwise
(6)
Assuming that Vx and Vy are the voltages at the x and y
terminals respectively, Figure 4(b) shows a two Memristor
Rationed Logic (MRL) MIN circuit.20 M1 and M2 repre-
sent memristors. If Vx > Vy , then the voltage V follows Vy .
As the current flows from the memristor M1 to memristor
M2 where the voltage appearing at the positive terminal
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Fig. 5. A single neuron crossbar along with memristor MIN based acti-
vation function.
of M1 is smaller than its negative terminal M2. Hence,
M1 switches to ‘OFF’ state and M2 switches to ‘ON’
state. If Vx = Vy , then the voltage V approximately equals
to Vx or Vy . As M1 and M2 appear in parallel and no
current flows between the inputs. If Vx < Vy , then the volt-
age V follows Vx . M1 switches to the ‘ON’ state and M2
switches to the ‘OFF’ state. Figure 4(c) shows memristor
based MAX circuit. MAX circuit operations are vice-versa
to the MIN circuit operations as explained above.
3. MEMRISTIVE NEURAL NETWORK
CIRCUIT DESIGN
3.1. Memristive Neuron Schematic
Figure 5 shows the proposed architecture of a memristive
neuron, comprising a comparator and an MRL MIN cir-
cuit, for realizing the ReLU activation function. The fol-
lowing equation represents the functionality of this circuit:
Yj =
⎧⎨
⎩
O+j  O
+
j ≥ O−j
0 otherwise
(7)
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Fig. 6. Simulation results of the circuit in Figure 5.
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Fig. 7. Writing a single memristor in crossbar: (a) Increasing the mem-
ristor’s conductance (b) decreasing the memristor’s conductance.
Wij =Wij+ −Wij− (8)
where Yj is the final output of this circuit, O
+
j and O
−
j
represent the dot product at each column representing a
single neuron, as two memristors are required to represent
a single weight (Wij). If O
+
j > O
−
j , then it will give a
positive effect on the total dot product (Oj). Otherwise,
it will produce a negative effect. According to Eq. (7), if
the total dot product produces a negative effect, then it
will be considered as a 0 at the final output. Otherwise,
the higher dot product value between the two columns is
considered as the final output of a neuron. The total dot
product of each neuron can be calculated by using the
following equation:
Oj = O+j −O−j (9)
Th comparator in Figure 5 provides an output of either
zero or Vdd, where Vdd is assumed to be the supply volt-
age. Then, the memristor based MIN function is used to
calculate the minimum value between the comparator out-
put and the dot product at the column on the positive
side (O+j ).
The SPICE simulation result of the proposed activation
circuit is shown in Figure 6. Here, V x and V y are
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Fig. 8. Write voltage pulses.
assumed as positive (O+j ) and negative (O−j ) inputs of the
comparator respectively. Additionally, V x−V y repre-
sents the total dot product (Oj) and V (output) shows the
final output (Yj) of the circuit. If the total dot product gives
a negative effect, then the final output will be zero; other-
wise it follows V x.
3.2. Writing and Reading a Memristor in
Crossbar Array
Programming a memristor in the crossbar includes a suit-
able write voltage across it. The write voltage Vw should
be greater than the threshold voltage (Vth, considered as
4 V23). During a write operation, only the desired m mris-
tor should receive the Vw pulse. The write voltage (Vw/2) is
applied to the selected row in which a memristor has to be
written while the voltage (−Vw/2) is applied to the selected
column and vise-versa in order to increase or decrease the
value of the desired memristor as shown in Figure 7. The
Rest of the rows and columns are set to 0 volt.
The voltage shown in Figure 8 are the write voltage
pulses that are applied to the memristor crossbar. It shows
two write pulses, one is applied to the row and the other is
applied to the column of the desired memristor. Thus, the
desired memristor achieves the voltage above threshold.
The write voltage is set to 2.5 V and −2.5 V for row and
column according to increase or decrease the memristance
during write operation.
Time (ns)
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Fig. 9. Memristor state variable value.
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Fig. 10. Reading the desired memristor in the crossbar.
The state variable value of memristor lies between 0
and 1 and it corresponds to the change in conductance
value of each memristor. The Figure 9 shows the change
in state variable as a result of the applied voltages.
The read operation is a bit challenging compared to
the write operation. The read voltage (Vr ) should be less
than the memristor threshold voltage (Vth) so that it does
not change the state variable and hence affect its resis-
tance. The state of a memristor can be read by using the
voltage divider sensing technique. A sense resistor (Rs)
is connected in series to the memristor in order to con-
vert the current from the memristor into a voltage signal.
The read voltage (Vr ) is applied to the row of the desired
memristor and 0 V to the rest of the rows in order to
read a single memristor as shown in Figure 10. The out-
put voltage (Vo) and current (Io) is computed according to
Eqs. (10) and (11). It represents the output of the voltage
divider between sense resistor and the resistance (Rm) of
the memristor itself.
Vo = Vr
Rs
Rs +Rm
(10)
Io =
Vr
Rs +Rm
(11)
4. MEMRISTOR BASED MULTI-LAYER
NEURAL NETWORK DESIGN
This section illustrates memristive crossbar architectures
for multi-layer neural networks.
4.1. Two-Layer Circuit Design
The two-layer circuit design is utilized to implement non-
separable functions as follows:
Three Bit Parity Function. A three bit parity function has
been simulated using the schematic as shown in Figure 11.
Here, three inputs and one bias are used. Two memristors
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Fig. 11. Memristor based crossbar for 3-bit parity.
are used to compute a single weight value as it determines
the positive and negative effect on the total dot product of
neurons at each layer. The outputs of the neurons at the
final layer are thresholded. Thus, a comparator is used at
the output layer. In Figure 11, 4× 8 memristors are used
to implement crossbar at the first layer and the final layer
contains 5× 2 memristors along with bias. 4× 2 mem-
ristors are used at hidden layer for the activation circuit.
Figure 19 shows the epochs used by each activation func-
tion during training to learn a three bit parity function.
Full Adder Function. The memristor based crossbar
structure for full adder function is displayed in Figure 12.
The network consisting with 3-input neurons, 4-hidden
neurons and 2-output neurons where the two outputs
represent sum and carry respectively. 4× 8 memristors
are used by the first layer and 5× 4 memristors are used
by the output layer in the memristor crossbars. 4× 2
memristors are used to implement activation function at
hidden layer. Figure 20 shows the error rate of full adder
function during training. The results in Figure 20 show the
total number of epochs required for training using each
activation function and the proposed activation function
takes less time for training than other activation functions.
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b
b
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Yj
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ReLU
Circuit
ReLU
Circuit
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−+
Y1
Fig. 12. Memristor crossbar structure for full adder function.
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Fig. 13. Memristive crossbar circuit for parity function.
4.2. Three-Layer Circuit Design
This section explains three-layer memristor crossbar based
neural network implementation. Figure 13 unveils the
memristor crossbar schematic for three bit parity function.
The network topology used for this function is 3→ 4→ 2.
The first layer consisting with 4× 8 memristors; the sec-
ond layer contains 5× 4 memristors and the output layer
contains 3×2 memristors. To implement activation circuit,
two memristors are used at each layer for a single output
neuron. Thus, 4×2 memristors are used at hidden-layer 1
and 2× 2 are utilized at hidden-layer 2. Figure 21 shows
the total epochs required for training using each activation
functions.
4.3. Pattern Classifiers
The Figure 14 shows 4× 4 binary image and its corre-
sponding neural structure. The network includes 17 inputs
including one bias, and two outputs. The hidden layer con-
tains six neurons. The bias value is fixed and considered
Output
Layer
Hidden
Layer
Input
Layer
X1
X1
X9
X14 X15 X16
X10 X11 X12
X5 X6 X7 X8
X13
X2 X3 X4
Synapse (W)
Y1
Y2
X2
Xn
X3
(a)
(b)
Fig. 14. (a) Binary image. (b) Multi-layer neural network structure.
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Fig. 15. (a) Set of patterns for ‘F’. (b) Set of patterns for ‘J’.
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Fig. 16. The mean square error during training of iris pattern
recognition.
as 1. As two memristors are used per synapse, the memris-
tor crossbar circuit contains 17×12 memristors at hidden
layer and 7×4 at the output layer.
The Figure 15 displays the set of patterns used for clas-
sification. Two alphabets ‘F’ and ‘J’ are used. The training
set consists of fifty patterns and the Figure 15 shows some
of the patterns. The same sets of training patterns are used
for testing. Figure 15(a) represents the set of a pattern
for alphabet ‘F’ and Figure 15(b) shows the patterns for
alphabet ‘J’. Noisy versions of these alphabets are also
considered. The First pattern in each set of patterns is an
ideal pattern and the rest are noisy versions as shown in
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V
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Fig. 17. Simulation results display. (a) Voltage pulse. (b) Current pulse.
Figure 15. The grey pixels of images are represented by 1
and white are represented by 0. The output for alphabet
‘F’ is considered as 1 and alphabet ‘J’ is 0.
The result in Figure 22 illustrates the number of epochs
consumed by the network to reach zero or minimum error
during the training process.
4.3.1. Iris Classification
Iris dataset24 contains 3 classes and each class has 50
instances, where each class represents different type of iris
plant called setosa, versicolour and virginica. There are
four attributes. The dataset contains 150 patterns in total.
First, the data is normalized and then divided into training
and testing sets. 90% data are considered for training and
10% is used for testing. The network consists of four input
neurons, six hidden neurons, three output neurons and one
bias. The configuration for this network is 4→ 6→ 3. The
result in Figure 16 shows the mean square error during the
training of iris dataset.
4.4. Experimental Setup
Memristor based multi-layer networks are trained and
simulated. These networks are designed to implement pat-
tern classifiers and 3-input parity functions. The mem-
ristive neural circuits shown in Figures 11–14 are first
trained using a C++ environment, with a focus on its
crossbar architecture, based on the backpropagation algo-
rithm.25 This method of learning is very efficient and
robust, however, its hardware implementation is difficult.
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Fig. 18. Simulation results display. (a) State variable. (b) Power.
All the weights are initialized with low conductance val-
ues. After training, the final conductance values are calcu-
lated. Equation (4) is used to compute the dot product at
each column as it represents the computation of a simple
memristor crossbar.
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Fig. 19. Epochs required for mean square error to reach zero or
minimum.
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Fig. 20. Error during training process of full adder function.
Once the memristive circuit has been modeled and
trained in software, the circuit is simulated in SPICE based
on the memristor model in Refs. [23, 26]. This memris-
tor device is selected as it yields higher resistance ratio
(Roff /Ron = 106) as well as fast switching time, which is
highly desirable for neural network implementations. The
simulation results of this memrostor device are shown in
Figures 17 and 18. The voltage and current waveforms are
displayed in Figure 17. A +7 V/−7 V pulse is applied
to switch the memristor device successfully from high
resistance state into low resistance state and vice-versa.
Figure 18 shows the state variable value of this device
that lies between 0 and 1 and the power in this mem-
ristor device with respect to time which is calculated by
multiplying the voltage and current pulses displayed in
Figure 17. The state variable plot shows that the device is
successfully switched by applying the voltage waveform
as shown in Figure 17. These simulation results show that
this device provides the low switching time in nanosec-
onds. Thus, it will provide more precise results while using
in crossbar simulation. The Roff (high resistance) and Ron
(low resistance) are 125 M and 125 K respectively. All
the memristors in the crossbar are programmed in SPICE
according to the resistance values pre-calculated in soft-
ware using write and read schemes described in Section 3.
The implementations in SPICE also consider the alternate
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Fig. 21. The mean square error on 3-layer network during training.
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Fig. 22. The total epochs required for mean square error to reach zero.
current paths in the memristor crossbar. Thus, a sequence
of alternate write and read pulses are used to program
each memristor in crossbar to achieve the desired con-
ductance value. The research7,11 show a strong correla-
tion between the change of memristor state and width, an
amplitude of the applied voltage. The pulse width much
smaller than the pulse to fully switch the memristor is used
to write and the pulse of 1 V is used to read a single mem-
ristor. The 0T1M approach is used in these circuits, as it
is denser and smaller in area as compared to the 1T1M
circuit designs.
5. EXPERIMENTAL EVALUATIONS
The experimental results of training a three bit parity, full
adder and pattern classifier are shown in Figures 19–22
respectively. The mean square error (MSE) during train-
ing reaches zero or minimum error value for ReLU much
faster than the tanh and sigmoid functions. Additionally,
zero error was found after crossbar simulation and test-
ing the inputs in SPICE. A 3-bit weight precision was
enough to successfully classify all the functions and pat-
terns. Thus, the non-separable functions and pattern clas-
sifiers are successfully trained in software and tested in
SPICE by using the schematics in Figures 11–14. The
proposed architecture also provides significant area bene-
fits compared to the circuits presented in Refs. [17, 18] as
shown in Table I. In this table, sizes of a comparator and
a memristor are generously assumed to be 750F 2 27 and
4F 2 28 respectively. As shown in columns two and three,
the areas reported by the existing techniques are almost
two and three times more than the proposed method just
for a single neuron. Clearly, the area increases substan-
tially as the number of neurons and hidden layers increase,
e.g., as shown in the third row and fourth row of the
table, which corresponds to the three bit parity function
in Figures 11 and 13 respectively. Moreover, this activa-
tion function helps to reduce training time as shown in
Figures 19–22. Thus, fast computations with less training
Table I. Area (F 2) benefit of proposed technique.
Technique of Technique of Proposed
Ref. [17] Ref. [18] technique
Single neuron 2250 1500 758
Four neuron 9000 6000 3032
Six neuron 13500 9000 4548
time can be achieved. However, it takes more time to pro-
gram the memristors in crossbar which is a generic issue
in all memristor based crossbar structures.
6. CONCLUSION
This paper represented a novel memristive circuit for real-
izing the ReLU activation function. The proposed circuit
comprises a single comparator and two memristors con-
figured to realize the MIN function. Experimental results,
based on a multi-layer neural network, showed that the
proposed architecture requires significantly lower hard-
ware compared to existing approaches. In addition, the
results also demonstrated that non-separable functions can
be trained and simulated successfully using this circuit.
The proposed architecture can also reduce computational
costs during the training of the network in software, as
well as, help speed up the training process due to the sim-
plicity of the underlying activation function. Therefore, the
proposed approach can be much more effective for train-
ing and implementation of deep neural networks compared
to the existing approaches.
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